ABSTRACT
INTRODUCTION
A current mirror (CM) is a circuit designed to copy a current through one active device by controlling the current in another active device of circuit, keeping the output current constant regardless of loading. The responsibilities of current mirror circuit are current amplification and to provide proper biasing to analog circuits. Due to very wide application of current mirror in low voltage low-power analog circuits, accuracy, output impedance and power consumption play key role in determining CM performance [6] . Their utilization in analog signal processing extends the advantages of low-voltage operations, derivation of resistorless topologies and electronic adjustment capability of their frequency characteristics [13] .
With the increasing demand for smaller and faster products, there is an ongoing trend in fabrication process towards smaller transistors. Reducing feature size arises potential problem like power dissipation and dielectric breakdown due to high electric field across the feature. These potential problems can be compensated by reducing the voltage and hence low-voltage power supply is beneficial. In addition to this battery lifetime is crucial factor in various applications and hence low-power device is also a compulsory requirement as per current market trend. In the quest to achieve low-voltage and low-power, various techniques have evolved in due course of time and Floating Gate MOS (FGMOS) technique is one amongst them.
FGMOS is proven technology in digital circuits but has also gained pace when it comes to its application in the area of low-voltage, low-power analog design. FGMOS is a device in which the second gate generally called floating gate is electrically isolated but capacitively coupled to input gates. A control voltage present at one of the multi-input FGMOS and facility to additional weighted inputs provides wide range of tunability to the circuit [1] . Implementation of FGMOS allows threshold voltage (V th ) controllability without reducing the feature size, thus operates at power supply voltage levels which are well below the intended operational limit. Also, it consumes less power than the minimum required power for a circuit designed with conventional MOSFET. Using regulated cascode configuration achieves high output impedance of the order of g m 2 r out 3 where g m is device trans-conductance and r out is output resistance [5] , [10] - [11] .
Various FGMOS based current mirror designs have been presented in [4] , [7] and [8] - [9] . FGMOS based current mirror design presented in [4] and [8] suffers from higher power dissipation and lower current range. On the other hand [7] and [9] both presents FGMOS based design having better results with respect to input impedance, bandwidth and supply voltage but exhibits very low output impedance. Current mirror suggested in [12] has ultra low power dissipation but at a very low biasing current of the order of atto ampere.
In this paper a new low-voltage, low-power regulated cascode current mirror has been proposed. At input side of the proposed design a 3-input FGMOS device has been introduced to control the input characteristics of CM by varying the input bias voltage at one of the floating gate. The design has been supported by the simulated results.
The rest of the paper is organised as follows: Brief introduction of FGMOS and regulated cascode current mirror (RCCM) is given in section 2. Section 3 describes the proposed low-voltage, lowPower CM (LV-LPCM). Simulation results are discussed in section 4. Finally, some conclusions are drawn in section 5.
FGMOS AND REGULATED CASCODE CURRENT MIRROR
In this section floating gate MOSFET (FGMOS) and regulated cascode CM (RCCM) have been briefly introduced with their diagrammatic representation. This section also justifies the implementation of FGMOS and RCCM into the final design.
Floating Gate MOSFET (FGMOS)
Floating Gate MOS transistors are widely used in digital world as EPROM, EEPROM, flash memories, and neuronal computational element in neural network, digital potentiometers and single transistor DAC's. But, it is also gaining its popularity in analog design and has found application in low-voltage low-power analog design and analog storage elements. A typical multi input floating gate transistor is shown in Figure 1 . It is a conventional MOSFET in which the gate is capacitively coupled to the input using another poly-silicon layer. The equation that models the behaviour of floating gate voltage (V FG ) of FGMOS is given by equation (1) [1], [3] . In order to simulate FGMOS in Cadence design environment, a simulation model is needed which is shown in Figure 2 
Regulated Cascode Current Mirror (RCCM)
Regulated cascode CM is improved version of simple CM and it uses negative feedback concept for output current stabilization [2] . A typical regulated cascode configuration is shown in Figure  6 . The primary reason behind considering RCCM configuration as a basis for the proposed design is its high output impedance of the order of g m 2 r out 3 . Also, current gain matching for regulated cascode configuration is good as long as primary transistors are properly biased. 
PROPOSED FGMOS BASED LV-LPCM
The proposed LV-LP RCCM is based on FGMOS technique and is shown in Figure 7 . It allows the design to work at a voltage as low as +0.8 Volts but works best at a single supply voltage of +1.0 Volts. It exhibits good matching accuracy and high output impedance of the order of 1.125 TΩ. Transistors NM1, 3-input N-type FGMOS, NM4 and NM3 accounts for conventional regulated cascode CM. Transistors PM0 and PM1 are biasing transistors and provides accurate matching at the output. Transistor NM2 is connected in negative feedback to increase the output resistance and stabilize the output current. NM0 is specifically introduced in common gate configuration to achieve higher output resistance up to TΩ range. The circuit however suffers from low bandwidth which is overshadowed by other satisfactory results viz. high output resistance, large current range and very low power dissipation.
SIMULATION RESULTS
The proposed circuit is simulated with Cadence Spectre simulator in Virtuoso ADEL environment. Various simulated results corresponding to its respective analysis viz. transient, DC or AC analysis with appropriate test circuits has been done. DC analysis is carried out to obtain current range. Figure 8 shows that the design achieves a current range of upto 1500 µA. Input and output characteristics are shown in Figure 9 and Figure 10 respectively. Figure 11 illustrates the variation in input resistances with input biasing current. It can be observed from the graph that input impedance of the circuit is 24.5 KΩ for biasing current of 20 µA and as low as 540 Ω for a input biasing current of 500 µA.
Figure 11. Input Impedance versus Input biasing current
Transient analysis is carried out to evaluate power dissipation of the circuit. It is observed to be 10.56 µW as shown in Figure 12 , which makes the circuit a low power design. MHz at a biasing current of 10 µA and is shown in Figure 13 and Figure 14 respectively. The performance of the proposed design has been compared with previous works and is being presented in Table 2 . 
